The proposed design uses IP core of memory controllers and Ping-pong structure to realize the real-time image data storage and extraction. The design also realizes the image pre-processing such as binarization and edge extraction through data parallel processing in FPGA. System simulation and test results show that the image pre-processing time can be shorten from 1s in DSP to less than 50ms.